

INOLOGY 45V V_{IN}, 500mA Low Noise, Linear Regulator with Programmable Current Limit and Power Good

FEATURES

- Input Voltage Range: 1.8V to 45V
- Output Current: 500mADropout Voltage: 300mV
- Programmable Precision Current Limit: ±10%
- Power Good Flag
- Low Noise: 25µV_{RMS} (10Hz to 100kHz)
- Adjustable Output (V_{RFF} = V_{OUT(MIN)} = 600mV)
- Output Tolerance: ±2% Over Line, Load and Temperature
- Stable with Low ESR, Ceramic Output Capacitors (3.3µF Minimum)
- Single Capacitor Soft-Starts Reference and Lowers Output Noise
- Current Limit Foldback Protection
- Shutdown Current: <1µA
- Reverse Battery and Thermal Limit Protection
- 10-Lead 3mm × 3mm DFN and 12-lead MSOP Packages

APPLICATIONS

- Battery-Powered Systems
- Automotive Power Supplies
- Industrial Power Supplies
- Avionic Power Supplies
- Portable Instruments

DESCRIPTION

The LT®3065 is a micropower, low noise, low dropout voltage (LDO) linear regulator that operates over a 1.8V to 45V input voltage range. The device supplies 500mA of output current with a typical dropout voltage of 300mV. A single external capacitor provides programmable low noise reference performance and output soft-start functionality.

A single external resistor programs the LT3065's current limit, accurate to $\pm 10\%$ over a wide input voltage and temperature range. A PWRGD flag indicates output regulation.


The LT3065 optimizes stability and transient response with low ESR ceramic capacitors, requiring a minimum of $3.3\mu F$. Internal protection circuitry includes current limiting with foldback, thermal limiting, reverse battery protection, reverse current protection and reverse output protection.

The LT3065 is available as an adjustable device with an output voltage range from 0.6V to 40V. The LT3065 is available in the thermally-enhanced 10-lead $3\text{mm} \times 3\text{mm}$ DFN and 12-lead MSOP packages.


T, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

TYPICAL APPLICATION

5V Supply with 200mA Precision Current Limit



Precision Current Limit, R_{IMAX} = 1.5k



3065 TA01b





ABSOLUTE MAXIMUM RATINGS (Note 1)

| IN Pin Voltage | ±50V |
|--|-------------|
| OUT Pin Voltage | +40V, -50V |
| Input-to-Output Differential Voltage (Note 2). | .+50V, -40V |
| ADJ Pin Voltage | ±50V |
| SHDN Pin Voltage | ±50V |
| PWRGD Pin Voltage | |
| I _{MAX} Pin Voltage | 0.3V, 7V |
| REF/BYP Pin Voltage | 1V |

| Output Short-Circuit Duration | Indefinite |
|---|--------------|
| Operating Junction Temperature Range (Not | es 3, 5, 14) |
| E-, I-Grades40 | °C to 125°C |
| MP-Grade55 | °C to 150°C |
| H-Grade40 | °C to 150°C |
| Storage Temperature Range65 | °C to 150°C |
| Lead Temperature (Soldering, 10 sec) | |
| MSOP Package Only | 300°C |

PIN CONFIGURATION





ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
|------------------|-------------------|---------------|---------------------------------|-------------------|
| LT3065EDD#PBF | LT3065EDD#TRPBF | LGKS | 10-Lead (3mm × 3mm) Plastic DFN | -40°C to 125°C |
| LT3065IDD#PBF | LT3065IDD#TRPBF | LGKS | 10-Lead (3mm × 3mm) Plastic DFN | -40°C to 125°C |
| LT3065HDD#PBF | LT3065HDD#TRPBF | LGKS | 10-Lead (3mm × 3mm) Plastic DFN | -40°C to 150°C |
| LT3065MPDD#PBF | LT3065MPDD#TRPBF | LGKS | 10-Lead (3mm × 3mm) Plastic DFN | –55°C to 150°C |
| LT3065EMSE#PBF | LT3065EMSE#TRPBF | 3065 | 12-Lead Plastic MSOP | -40°C to 125°C |
| LT3065IMSE#PBF | LT3065IMSE#TRPBF | 3065 | 12-Lead Plastic MSOP | -40°C to 125°C |
| LT3065HMSE#PBF | LT3065HMSE#TRPBF | 3065 | 12-Lead Plastic MSOP | -40°C to 150°C |
| LT3065MPMSE#PBF | LT3065MPMSE#TRPBF | 3065 | 12-Lead Plastic MSOP | –55°C to 150°C |

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on nonstandard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25\,^{\circ}\text{C}$ (Note 3).

| PARAMETER | CONDITIONS | | MIN | TYP | MAX | UNITS |
|--|--|--------------------------|------------|-------------------------------|--------------------------------|----------------------------|
| Minimum Input Voltage (Notes 4, 9) | I _{LOAD} = 500mA | | | 1.8 | 2.2 | V |
| ADJ Pin Voltage (Notes 4, 5) | / _{IN} = 2.2V, I _{LOAD} = 1mA 2.2V < V _{IN} < 45V, 1mA < I _{LOAD} < 500mA ● | | 594 588 | 600 | 606 612 | mV mV |
| Line Regulation (Notes 4) | $\Delta V_{IN} = 2.2V$ to 45V, $I_{LOAD} = 1$ mA | • | | 0.1 | 3 | mV |
| Load Regulation (Notes 4) | V _{IN} = 2.2V, ΔI _{LOAD} = 1mA to 500mA | • | | 0.1 | 4 | mV |
| Dropout Voltage, V _{IN} = V _{OUT(NOMINAL)} (Notes 6, 7) | I _{LOAD} = 10mA | I _{LOAD} = 10mA | | 110 | 150 210 | mV mV |
| | $I_{LOAD} = 50 \text{mA}$ | • | | 145 | 200 310 | mV mV |
| | $I_{LOAD} = 100 \text{mA}$ | • | | 175 | 220 330 | mV mV |
| | $I_{LOAD} = 500 \text{mA}$ | • | | 300 | 350 510 | mV mV |
| GND Pin Current, V _{IN} = V _{OUT(NOMINAL)} + 0.6V (Notes 7, 8) | I _{LOAD} = 0mA I _{LOAD} = 1mA I _{LOAD} = 10mA I _{LOAD} = 100mA I _{LOAD} = 500mA | • • • • | | 55 100 270 1.8 11 | 110 200 550 4.5 25 | Αμ Αμ Αμ MA mA |
| Quiescent Current in Shutdown | $V_{IN} = 45V$, $V_{\overline{SHDN}} = 0V$ | | | 0.2 | 1 | μА |
| ADJ Pin Bias Current (Notes 4, 10) | V _{IN} = 2.2V | • | | 16 | 60 | nA |
| Output Voltage Noise | C _{OUT} = 10µF, I _{LOAD} = 500mA, V _{OUT} = 600mV, BW = 10Hz to 100kHz | | | 90 | | μV _{RMS} |
| | $C_{OUT} = 10 \mu F$, $C_{BYP} = 10 n F$, $I_{LOAD} = 500 m A$, $V_{OUT} = 600 m V$, $BW = 10 Hz$ to $100 kHz$ | | | 25 | | μV _{RMS} |
| Shutdown Threshold | $V_{OUT} = Off \text{ to } On$ $V_{OUT} = On \text{ to } Off$ | • | 0.9 | 1. 3 1.1 | 1.42 | V |
| SHDN Pin Current (Note 11) | $V_{\overline{SHDN}} = 0V, V_{IN} = 45V$ $V_{\overline{SHDN}} = 45V, V_{IN} = 45V$ | • | | 0.5 | ±1 3 | μΑ μΑ |
| Ripple Rejection | $V_{IN} - V_{OUT} = 2V$, $V_{RIPPLE} = 0.5V_{P-P}$, $f_{RIPPLE} = 120Hz$, $I_{LOAD} = 500mA$ | | 70 | 85 | | dB |
| Input Reverse Leakage Current | $V_{IN} = -45V, V_{OUT} = 0$ | • | | | 300 | μА |
| Reverse Output Current (Note 12) $V_{OUT} = 1.2V, V_{IN} = V_{\overline{SHDN}} = 0$ | | | | 0 | 10 | μΑ |
| Internal Current Limit (Note 4) | $V_{IN} = 2.2V, V_{OUT} = 0, V_{IMAX} = 0$ $V_{IN} = 2.2V, \Delta V_{OUT} = -5\%$ | • | 520 | 900 | | mA mA |
| | | • | 180 445 | 200 495 | 220 545 | mA mA |
| PWRGD Logic Low Voltage | PWRGD Logic Low Voltage Pull-Up Current = 50µA | | | 0.07 | 0.25 | V |
| PWRGD Leakage Current | V _{PWRGD} = 45V | | | 0.01 | 1 | μА |
| PWRGD Trip Point | % of Nominal Output Voltage, Output Rising | | 86 | 90 | 94 | % |
| PWRGD Trip Point Hysteresis | % of Nominal Output Voltage | | | 1.6 | | % |



ELECTRICAL CHARACTERISTICS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Absolute maximum input-to-output differential voltage is not achievable with all combinations of rated IN pin and OUT pin voltages. With IN at 50V, do not pull OUT below 0V. The total differential voltage from IN to OUT must not exceed +50V, -40V. If OUT is pulled above IN and GND, the OUT to IN differential voltage must not exceed 40V.

Note 3: The LT3065 regulator is tested and specified under pulse load conditions such that $T_J \cong T_A$. The LT3065E regulators are 100% tested at $T_A = 25^{\circ}\text{C}$ and performance is guaranteed from 0°C to 125°C. Performance at –40°C to 125°C is assured by design, characterization and correlation with statistical process controls. The LT3065I regulators are guaranteed over the full –40°C to 125°C operating junction temperature range. The LT3065MP regulators are 100% tested over the –55°C to 150°C operating junction temperature range. The LT3065H regulators are 100% tested at the 150°C operating junction temperature. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.

Note 4: The LT3065 adjustable version is tested and specified for these conditions with the ADJ pin connected to the OUT pin.

Note 5: Maximum junction temperature limits operating conditions. Regulated output voltage specifications do not apply for all possible combinations of input voltage and output current. If operating at the maximum input voltage, limit the output current range. If operating at the maximum output current, limit the input voltage range. Current limit foldback limits the maximum output current as a function of input-to-output voltage. See Current Limit vs $V_{\text{IN}} - V_{\text{OUT}}$ in the Typical Performance Characteristics section.

Note 6: Dropout voltage is the minimum IN-to-OUT differential voltage needed to maintain regulation at a specified output current. In dropout, the output voltage equals $(V_{IN} - V_{DROPOUT})$. For some output voltages, minimum input voltage requirements limit dropout voltage.

Note 7: To satisfy minimum input voltage requirements, the LT3065 is tested and specified for these conditions with an external resistor divider (60.4k bottom, 442k top) which sets V_{OUT} to 5V. The external resistor divider adds 10uA of output DC load. This external current is not factored into GND pin current.

Note 8: GND pin current is tested with $V_{IN} = V_{OUT(NOMINAL)} + 0.6V$ and a current source load. GND pin current increases in dropout. See GND pin current curves in the Typical Performance Characteristics section.

Note 9: To satisfy requirements for minimum input voltage, current limit is tested at $V_{IN} = V_{OUT(NOMINAL)} + 1V$ or $V_{IN} = 2.2V$, whichever is greater.

Note 10: ADJ pin bias current flows out of the ADJ pin.


Note 11: SHDN pin current flows into the SHDN pin.

Note 12: Reverse output current is tested with the IN pin grounded and the OUT pin forced to the specified voltage. This current flows into the OUT pin and out of the GND pin.


Note 13: Current limit varies inversely with the external resistor value tied from the IMAX pin to GND. For detailed information on selecting the IMAX resistor value, see the Operation section. If the externally programmed current limit feature is unused, tie the IMAX pin to GND. The internal current limit circuitry implements short-circuit protection as specified.

Note 14: This IC includes over temperature protection that protects the device during overload conditions. Junction temperature exceed 125°C (LT3065E, LT3065I) or 150°C (LT3065MP, LT3065H) when the over temperature circuitry is active. Continuous operation above the specified maximum junction temperature may impair device reliability.


TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^{\circ}C$, unless otherwise noted.





Guaranteed Dropout Voltage 700 o = TEST POINTS 650 600 550 DROPOUT VOLTAGE (mV) 500 T_J = 150°C 450 400 350 300 250 T_J = 25°C 200 150 100 50 100 150 200 250 300 350 400 450 500 0 OUTPUT CURRENT (mA) 3065 G02




Quiescent Current









Output Voltage = 5V














TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25$ °C, unless otherwise noted.




























TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^{\circ}C$, unless otherwise noted.


























TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25$ °C, unless otherwise noted.




TLINEAR

TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^{\circ}C$, unless otherwise noted.






Precision Current Limit, $R_{IMAX} = 604\Omega$



PWRGD Threshold Voltage



PIN FUNCTIONS (DFN/MSOP)

IN (Pins 1, 2/Pins 1, 2): Input. These pin(s) supply power to the device. The LT3065 requires a local IN bypass capacitor if it is located more than six inches from the main input filter capacitor. In general, battery output impedance rises with frequency, so adding a bypass capacitor in batterypowered circuits is advisable. An input bypass capacitor in the range of 1µF to 10µF generally suffices. See Input Capacitance and Stability in the Applications Information section for more information.

The LT3065 withstands reverse voltages on the IN pin with respect to its GND and OUT pins. In such case, such as a battery plugged in backwards, the LT3065 behaves as if a diode is in series with its input. No reverse current flows into the LT3065 and no reverse voltage appears at the load. The device protects itself and the load.

PIN FUNCTIONS (DFN/MSOP)

SHDN (Pin 3/Pin 3): Shutdown. Pulling the \overline{SHDN} pin low puts the LT3065 into a low power state and turns the output off. Drive the \overline{SHDN} pin with either logic or an open collector/drain with a pull-up resistor. The resistor supplies the pull-up current to the open collector/drain logic, normally several microamperes, and the \overline{SHDN} pin current, typically less than $2\mu A$. If unused, connect the \overline{SHDN} pin to IN. The LT3065 does not function if the \overline{SHDN} pin is not connected.

PWRGD (Pin 4/Pin 4): Power Good. The PWRGD pin is an open-drain output that actively pulls low if the output is less than 90% of the nominal output value. The PWRGD pin is capable of sinking 50μA. There is no internal pull-up resistor; an external pull-up resistor must be used.

 I_{MAX} (Pin 5/Pin 5): Precision Current Limit Programming. This pin is the collector of a current mirror PNP that is 1/500th the size of the output power PNP. This pin is also the input to the current limit amplifier. The current limit threshold is set by connecting a resistor between the I_{MAX} pin and GND.

For detailed information on how to set the I_{MAX} pin resistor value, see the Applications Information section. The I_{MAX} pin requires a 22nF de-coupling capacitor to ground. If not used, tie I_{MAX} to GND.

NC (Pins 6, 7, MSE Package Only): No Connect. These pins have no connection to internal circuitry. These pins may be floated or connected to GND.

REF/BYP (Pin 6/Pin 8): Bypass/Soft Start. Connecting a capacitor from this pin to GND bypasses the LT3065's reference noise and soft-starts the reference. A 10nF bypass capacitor typically reduces output voltage noise to 25μV_{RMS} in a 10Hz to 100kHz bandwidth. Soft-start time is directly proportional to the BYP capacitor value. If the LT3065 is placed in shutdown, BYP is actively pulled low by an internal device to reset soft-start. If low noise or soft-start performance is not required, this pin must be left floating (unconnected). Do not drive this pin with any active circuitry.

Because the REF/BYP pin is the reference input to the error amplifier, stray capacitance at this point should be

minimized. Special attention should be given to any stray capacitances that can couple external signals onto the REF/BYP pin producing undesirable output transients or ripple. A minimum capacitance of 100pF from REF/BYP to GND is recommended.

GND (Pins 7, Exposed Pad Pin 11/Pins 9, Exposed Pad Pin 13): Ground. The exposed pad of the DFN and MSOP packages is an electrical connection to GND. To ensure proper electrical and thermal performance, solder Pin 11/Pin 13 to the PCB GND and tie it directly to Pin 7/Pin 9. For the adjustable LT3065, connect the bottom of the external resistor divider that sets output voltage directly to GND (Pin 7/Pin 9) for optimum load regulation.

ADJ (Pin 8/Pin 10): Adjust. This pin is the error amplifier's inverting terminal. It's typical bias current of 16nA flows out of the pin (see curve of ADJ Pin Bias Current vs Temperature in the Typical Performance Characteristics section). The ADJ pin voltage is 600mV referenced to GND.

Connecting a capacitor from OUT to ADJ reduces output noise and improves transient response for output voltages greater than 600mV. See the Applications Information section for calculating the value of the feedforward capacitor.

At output voltages above 0.6V, the resistor divider connected to the ADJ pin is used to regulate voltage at the load. Parasitic resistances of PCB traces or cables can therefore result in load regulation errors at high output currents. To eliminate these, connect the resistor divider directly to the load for a Kelvin sense connection, as shown in Figure 1.

OUTPUT (Pins 9,10/Pins 11,12): Output. These pins supply power to the load. Stability requirements demand a minimum $3.3\mu F$ ceramic output capacitor with an ESR $< 1\Omega$ to prevent oscillations. Applications with output voltages less than 1.2V require a minimum $4.7\mu F$ ceramic output capacitor. Large load transient applications require larger output capacitors to limit peak voltage transients. See the Applications Information section for details on transient response and reverse output characteristics. Permissible output voltage range is 600mV to 40V.

TECHNOLOGY TECHNOLOGY

PIN FUNCTIONS




Figure 1. Kelvin Sense Connection

BLOCK DIAGRAM




Figure 2. System Block Diagram



The LT3065 is a micropower, low noise and low dropout voltage, 500mA linear regulator with micropower shutdown, programmable current limit, and a Powergood flag. The device supplies up to 500mA at a typical dropout voltage of 300mV and operates over a 1.8V to 45V input range.

A single external capacitor provides low noise reference performance and output soft-start functionality. For example, connecting a 10nF capacitor from the REF/BYP pin to GND lowers output noise to $25\mu V_{RMS}$ over a 10Hz to 100kHz bandwidth. This capacitor also soft starts the reference and prevents output voltage overshoot at turn-on.

The LT3065's quiescent current is merely 55µA but provides fast transient response with a low ESR, minimum value 3.3µF ceramic output capacitor. In shutdown, quiescent current is less than 1µA and the reference soft-start capacitor is reset.

The LT3065 optimizes stability and transient response with low ESR, ceramic output capacitors. The regulator does not require the addition of ESR as is common with other regulators. The LT3065 typically provides better than 0.1% line regulation and 0.1% load regulation. Internal protection circuitry includes reverse battery protection, reverse output protection, reverse current protection, current limit with foldback and thermal shutdown.

This "bullet-proof" protection set makes it ideal for use in battery-powered, automotive and industrial systems. In battery backup applications where the output is held up by a backup battery and the input is pulled to ground, the LT3065 acts like it has a diode in series with its output and prevents reverse current.

Adjustable Operation

The adjustable LT3065 has an output voltage range of 0.6V to 40V. Output voltage is set by the ratio of two external resistors, as shown in Figure 3. The device regulates the output to maintain the ADJ pin voltage at 0.6V referenced to ground. The current in R1 equals 0.6V/R1, and R2's current is R1's current minus the ADJ pin bias current.

The ADJ pin bias current, 16nA at 25°C, flows from the ADJ pin through R1 to GND. Calculate the output voltage using the formula in Figure 3. R1's value should not be

greater than 62k to provide a minimum $10\mu A$ load current so that output voltage errors, caused by the ADJ pin bias current, are minimized. Note that in shutdown, the output is turned off and the divider current is zero. Curves of ADJ Pin Voltage vs Temperature and ADJ Pin Bias Current vs Temperature appear in the Typical Performance Characteristics section.




Figure 3. Adjustable Operation

The LT3065 is tested and specified with the ADJ pin tied to the OUT pin, yielding $V_{OUT} = 0.6V$. Specifications for output voltages greater than 0.6V are proportional to the ratio of the desired output voltage to 0.6V: $V_{OUT}/0.6V$. For example, load regulation for an output current change of 1mA to 500mA is 0.1mV (typical) at $V_{OUT} = 0.6V$. At $V_{OUT} = 12V$, load regulation is:

$$\frac{12V}{0.6V} \bullet (0.1mV) = 2mV$$

Table 2 shows 1% resistor divider values for some common output voltages with a resistor divider current of 10μA.

Table 2. Output Voltage Resistor Divider Values

| V _{OUT} (V) | R1 (kΩ) | R2 (kΩ) |
|----------------------|---------|---------|
| 1.2 | 60.4 | 60.4 |
| 1.5 | 59 | 88.7 |
| 1.8 | 59 | 118 |
| 2.5 | 60.4 | 191 |
| 3 | 59 | 237 |
| 3.3 | 61.9 | 280 |
| 5 | 59 | 432 |

3065



Bypass Capacitance and Output Voltage Noise

The LT3065 regulator provides low output voltage noise over a 10Hz to 100kHz bandwidth while operating at full load with the addition of a bypass capacitor ($C_{REF/BYP}$) from the REF/BYP pin to GND. A high quality low leakage capacitor is recommended. This capacitor bypasses the internal reference of the regulator, providing a low frequency noise pole for the internal reference. With the use of 10nF for $C_{REF/BYP}$, output voltage noise decreases to as low as $25\mu V_{RMS}$ when the output voltage is set for 0.6V. For higher output voltages (generated by using a feedback resistor divider), the output voltage noise gains up proportionately when using $C_{REF/BYP}$.

To lower the higher output voltage noise, connect a feedforward capacitor (C_{FF}) from V_{OUT} to the ADJ pin. A high quality, low leakage capacitor is recommended. This capacitor bypasses the error amplifier of the regulator, providing an additional low frequency noise pole. With the use of 10nF for both C_{FF} and $C_{REF/BYP}$, output voltage noise decreases to $25\mu V_{RMS}$ when the output voltage is set to 5V by a $10\mu A$ feedback resistor divider. If the current in the feedback resistor divider is doubled, C_{FF} must also be doubled to achieve equivalent noise performance.




Figure 4. Feedforward Capacitor for Fast Transient Response

Higher values of output voltage noise can occur if care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces induces unwanted noise onto the LT3065's output. Power supply ripple rejection must also be considered. The LT3065 regulator does not have unlimited power supply rejection and passes a small portion of the input noise through to the output.

Using a feedforward capacitor (C_{FF}) connected between V_{OUT} and ADJ has the added benefit of improving transient response for output voltages greater than 0.6V. With no feedforward capacitor, the settling time increases as the output voltage increases above 0.6V. Use the equation in Figure 4 to determine the minimum value of C_{FF} to achieve a transient response that is similar to the 0.6V output voltage performance regardless of the chosen output voltage (See Figure 5 and Transient Response in the Typical Performance Characteristics section).




Figure 5. Transient Response vs Feedforward Capacitor

During start-up, the internal reference soft-starts when a REF/BYP capacitor is used. Regulator start-up time is directly proportional to the size of the bypass capacitor (see Start-Up Time vs REF/BYP Capacitor in the Typical Performance Characteristics section). The reference bypass capacitor is actively pulled low during shutdown to reset the internal reference.

Using a feedforward capacitor also affects start-up time. Start-up time is directly proportional to the size of the feedforward capacitor and the output voltage, and is inversely proportional to the feedback resistor divider current, slowing to 15ms with a 10nF feedforward capacitor and a 10µF output capacitor for an output voltage set to 5V by a 10µA feedback resistor divider.

Output Capacitance and Transient Response

The LT3065 regulator is stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. Use a minimum output capacitor of 3.3 μF with an ESR of 1Ω or less to prevent oscillations. For V_{OUT} less than 1.2V, use a minimum C_{OUT}



of $4.7\mu F$. If a feedforward capacitor is used with output voltages set for greater than 24V, use a minimum output capacitor of $10\mu F$. The LT3065 is a micropower device and output load transient response is a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Bypass capacitors, used to decouple individual components powered by the LT3065, increase the effective output capacitor value. For applications with large load current transients, a low ESR ceramic capacitor in parallel with a bulk tantalum capacitor often provides an optimally damped response.

Give extra consideration to the use of ceramic capacitors. Manufacturers make ceramic capacitors with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics are specified with EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics provide high C-V products in a small package at low cost, but exhibit strong voltage and temperature coefficients, as shown in Figures 6 and 7. When used with a 5V regulator, a 16V $10\mu F$ Y5V capacitor can exhibit an effective value as low as $1\mu F$ to $2\mu F$ for the DC bias voltage applied, and over the operating temperature range. The X5R and X7R dielectrics yield much more stable characteristics and are more suitable for use as the output capacitor.

The X7R type works over a wider temperature range and has better temperature stability, while the X5R is less expensive and is available in higher values. Care still must be exercised when using X5R and X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias with X5R and X7R capacitors is better than Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltage should be verified.




Figure 6. Ceramic Capacitor DC Bias Characteristics




Figure 7. Ceramic Capacitor Temperature Characteristics



Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress is induced by vibrations in the system or thermal transients. The resulting voltages produced cause appreciable amounts of noise. A ceramic capacitor produced the trace in Figure 8 in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.




Figure 8. Noise Resulting from Tapping On a Ceramic Capacitor

Stability and Input Capacitance

Low ESR, ceramic input bypass capacitors are acceptable for applications without long input leads. However, applications connecting a power supply to an LT3065 circuit's IN and GND pins with long input wires combined with a low ESR, ceramic input capacitors are prone to voltage spikes, reliability concerns and application-specific board oscillations.

The input wire inductance found in many battery-powered applications, combined with the low ESR ceramic input capacitor, forms a high Q LC resonant tank circuit. In some instances this resonant frequency beats against the output current dependent LDO bandwidth and interferes with proper operation. Simple circuit modifications/solutions are then required. This behavior is not indicative of LT3065 instability, but is a common ceramic input bypass capacitor application issue.

The self-inductance, or isolated inductance, of a wire is directly proportional to its length. Wire diameter is not a major factor on its self-inductance. For example, the self-inductance of a 2-AWG isolated wire (diameter = 0.26") is about half the self-inductance of a 30-AWG wire (diameter = 0.01"). One foot of 30-AWG wire has approximately 465nH of self-inductance.

Two methods can reduce wire self-inductance. One method divides the current flowing towards the LT3065 between two parallel conductors. In this case, the farther apart the wires are from each other, the more the self-inductance is reduced; up to a 50% reduction when placed a few inches apart. Splitting the wires connects two equal inductors in parallel, but placing them in close proximity creates mutual inductance adding to the self-inductance. The second and most effective way to reduce overall inductance is to place both forward and return current conductors (the input and GND wires) in very close proximity. Two 30-AWG wires separated by only 0.02", used as forward and return current conductors, reduce the overall self-inductance to approximately one-fifth that of a single isolated wire.

If a battery, mounted in close proximity, powers the LT3065, a 10µF input capacitor suffices for stability. However, if a distant supply powers the LT3065, use a larger value input capacitor. Use a rough guideline of 1µF (in addition to the 10µF minimum) per 8 inches of wire length. The minimum input capacitance needed to stabilize the application also varies with power supply output impedance variations. Placing additional capacitance on the LT3065's output also helps. However, this requires an order of magnitude more capacitance in comparison with additional LT3065 input bypassing. Series resistance between the supply and the LT3065 input also helps stabilize the application; as little as 0.1Ω to 0.5Ω suffices. This impedance dampens the LC tank circuit at the expense of dropout voltage. A better alternative is to use higher ESR tantalum or electrolytic capacitors at the LT3065 input in place of ceramic capacitors.

I_{MAX} Pin Operation

The I_{MAX} pin is the collector of a PNP that sources a current equal to 1/500th of output load current (see Block Diagram). The I_{MAX} pin is also the input to the precision



current limit amplifier. Connecting a resistor (R_{IMAX}) from I_{MAX} to GND sets the current limit threshold. If the output load increases to a level such that the I_{MAX} pin voltage reaches 0.6V, the current limit amplifier takes control and regulates the I_{MAX} voltage to 0.6V, regardless of the output voltage. Calculate the required R_{IMAX} value for a given current limit from the following formula:

$$R_{IMAX} = 500 \bullet \frac{0.6V}{I_{I,IMIT}}$$

In cases where the IN to OUT differential voltage exceeds 10V, current limit foldback lowers the internal current limit level, possibly causing it to override the external programmable current limit. See the Internal Current Limit vs $V_{\text{IN}}-V_{\text{OUT}}$ graph in the Typical Performance Characteristics section.

The I_{MAX} pin requires a 22nF decoupling capacitor. If the external programmable current limit is not used, connect the I_{MAX} pin directly to GND. LT3065 power dissipation increases the I_{MAX} threshold at a rate of approximately 0.5 percent per watt.

PWRGD Pin Operation

The PWRGD pin is an open-drain high voltage NMOS digital output capable of sinking $50\mu A$. The PWRGD pin de-asserts and becomes high impedance if the output rises above 90% of its nominal value. If the output falls below 88.4% of its nominal value for more than $25\mu s$, the PWRGD pin asserts low. The PWRGD comparator has 1.6% hysteresis and $25\mu s$ of deglitching. The PWRGD comparator has a dedicated reference that does not soft-start if a capacitor is used on the REF/BYP pin.

The use of a feed-forward capacitor, C_{FF} , as shown in Figure 4, can result in the ADJ pin being pulled artificially high during startup transients, which causes the PWRGD flag to assert early. To avoid this problem, ensure that

the REF/BYP capacitor is significantly larger than the feed-forward capacitor, causing REF/BYP time constant to dominate over the time constant of the resistor divider network.

Operation in Dropout

Some degradation of the I_{MAX} current mirror accuracy occurs for output currents less than 50mA when operating in dropout.

Overload Recovery

Like many IC power regulators, the LT3065 has safe operating area protection. The safe area protection decreases current limit as input-to-output voltage increases, and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The LT3065 provides some output current at all values of input-to-output voltage up to the device's Absolute Maximum Rating.

When power is first applied, the input voltage rises and the output follows the input; allowing the regulator to start-up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein the removal of an output short will not allow the output to recover. Other regulators, such as the LT1083/LT1084/ LT1085 family and LT1764A also exhibit this phenomenon, so it is not unique to the LT3065. The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations are immediately after the removal of a short circuit or if the shutdown pin is pulled high after the input voltage is already turned on. The load line intersects the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply needs to be cycled down to zero and back up again to recover the output.



Thermal Considerations

The LT3065's maximum rated junction temperature of 125°C (E-, I-grades) or 150°C (MP-, H-grades) limits its power handling capability. Two components comprise the power dissipated by the device:

1. Output current multiplied by the input/output voltage differential:

$$I_{OUT} \bullet (V_{IN} - V_{OUT}),$$

and

2. GND pin current multiplied by the input voltage:

GND pin current is determined using the GND Pin Current curves in the Typical Performance Characteristics section. Power dissipation equals the sum of the two components listed above.

The LT3065 regulator has internal thermal limiting that protects the device during overload conditions. For continuous normal conditions, do not exceed the maximum junction temperature of 125°C (E-, I-grades) or 150°C (MP-, H-grades). Carefully consider all sources of thermal resistance from junction-to-ambient including other heat sources mounted in proximity to the LT3065.

The undersides of the LT3065 DFN and MSE packages have exposed metal from the lead frame to the die attachment. These packages allow heat to directly transfer from the die junction to the printed circuit board metal to control maximum operating junction temperature. The dual-inline pin arrangement allows metal to extend beyond the ends of the package on the topside (component side) of a PCB. Connect this metal to GND on the PCB. The multiple IN and OUT pins of the LT3065 also assist in spreading heat to the PCB.

For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes also can spread the heat generated by power devices.

Tables 3 and 4 list thermal resistance as a function of copper area in a fixed board size. All measurements were taken in still air on a 4-layer FR-4 board with 1oz solid internal planes, and 2oz external trace planes with a total board thickness of 1.6mm. For further information on thermal resistance and using thermal information, refer to JEDEC standard JESD51, notably JESD51-12.

Table 3. MSOP Measured Thermal Resistance

| COPPER AREA | | | THERMAL RESISTANCE | |
|-------------|------------|------------|--------------------|-----------------------|
| | TOPSIDE | BACKSIDE | BOARD AREA | (JUNCTION-TO-AMBIENT) |
| | 2500 sq mm | 2500 sq mm | 2500 sq mm | 28°C/W |
| | 1000 sq mm | 2500 sq mm | 2500 sq mm | 31°C/W |
| | 225 sq mm | 2500 sq mm | 2500 sq mm | 32°C/W |
| | 100 sq mm | 2500 sq mm | 2500 sq mm | 33°C/W |

Table 4. DFN Measured Thermal Resistance

| COPPER AREA Topside | BOARD AREA | THERMAL RESISTANCE (JUNCTION-TO-AMBIENT) |
|------------------------|------------|--|
| 2500 sq mm | 2500 sq mm | 31°C/W |
| 1000 sq mm | 2500 sq mm | 32°C/W |
| 225 sq mm | 2500 sq mm | 34°C/W |
| 100 sq mm | 2500 sq mm | 35°C/W |

Calculating Junction Temperature

Example: Given an output voltage of 5V, an input voltage range of $12V \pm 5\%$, a maximum output current range of 75mA and a maximum ambient temperature of $85^{\circ}C$, what is the maximum junction temperature?

The power dissipated by the device equals:

$$I_{OUT(MAX)} \bullet (V_{IN(MAX)} - V_{OUT}) + I_{GND} \bullet V_{IN(MAX)}$$
 where:

$$I_{OUT(MAX)} = 75mA$$

$$V_{IN(MAX)} = 12.6V$$

$$I_{GND}$$
 at $(I_{OUT} = 75 \text{mA}, V_{IN} = 12 \text{V}) = 3.5 \text{mA}$

So:

$$P = 75mA \cdot (12.6V - 5V) + 3.5mA \cdot 12.6V = 0.614W$$



Using a DFN package, the thermal resistance ranges from 31°C/W to 35°C/W depending on the copper area. So the junction temperature rise above ambient approximately equals:

 $0.614W \cdot 35^{\circ}C/W = 21.5^{\circ}C$

The maximum junction temperature equals the maximum ambient temperature plus the maximum junction temperature rise above ambient or:

$$T_{\text{JMAX}} = 85^{\circ}\text{C} + 21.5^{\circ}\text{C} = 106.5^{\circ}\text{C}$$

Protection Features

The LT3065 incorporates several protection features that make it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device also protects against reverse input voltages, reverse output voltages and reverse output-to-input voltages.

Current limit protection and thermal overload protection protect the device against current overload conditions at the LT3065's output. The typical thermal shutdown temperature is 165°C with about 7°C of hysteresis. For normal operation, do not exceed a junction temperature of 125°C (E-, I-grades) or 150°C (MP-, H-grades).

The LT3065 IN pin withstands reverse voltages of 50V. The device limits current flow to less than $1\mu A$ (typically less than 25nA) and no negative voltage appears at OUT. The device protects both itself and the load against batteries that are plugged in backwards.

The LT3065 incurs no damage if its output is pulled below ground. If the input is left open circuit or grounded, the output can be pulled below ground by 50V. No current flows through the pass transistor from the output. However, current flows in (but is limited by) the feedback resistor divider that sets the output voltage. Current flows from the bottom resistor in the divider and from the ADJ pin's internal clamp through the top resistor in the divider to the external circuitry pulling OUT below ground. If a voltage source powers the input, the output sources current equal to its current limit capability and the LT3065 protects itself by thermal limiting. In this case, grounding the SHDN pin turns off the device and stops the output from sourcing current.






Figure 9. Reverse Output Current

TYPICAL APPLICATIONS

Programming Undervoltage Lockout




Power Supply Sequencing Using PWRGD




TYPICAL APPLICATIONS

Current Monitor




LED Driver/Current Source



TYPICAL APPLICATIONS

Paralleling Regulators for Higher Output Current






PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

DD Package 10-Lead Plastic DFN (3mm × 3mm)

(Reference LTC DWG # 05-08-1669 Rev C)







NOTE:

- 1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2). CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
- 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE




PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

MSE Package 12-Lead Plastic MSOP, Exposed Die Pad

(Reference LTC DWG # 05-08-1666 Rev G)




- DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
 INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
- LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
 EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.



TYPICAL APPLICATION

Adjustable High Efficiency Regulator



RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
|---------------------|--|--|
| LT1761 | 100mA, Low Noise LDO | 300mV Dropout Voltage, Low Noise: 20µV _{RMS} , V _{IN} = 1.8V to 20V, ThinSOT™ Package |
| LT1762 | 150mA, Low Noise LDO | 300mV Dropout Voltage, Low Noise: 20µV _{RMS} , V _{IN} = 1.8V to 20V, MS8 Package |
| LT1763 | 500mA, Low Noise LDO | 300mV Dropout Voltage, Low Noise: 20µV _{RMS} , V _{IN} = 1.8V to 20V, SO-8 Package |
| LT1962 | 300mA, Low Noise LDO | 270mV Dropout Voltage, Low Noise: 20µV _{RMS} , V _{IN} = 1.8V to 20V, MS8 Package |
| LT1964 | 200mA, Low Noise Negative LDO | V_{IN} = -2.2V to -20V, $V_{OUT(MIN)}$ = -1.21V, V_{DO} = 0.34V, I_Q = 30µA, I_{SD} = 3µA, Low Noise <30µV_{RMS}, Stable with Ceramic Capacitors, ThinSOT Package |
| LT1965 | 1.1A, Low Noise LDO | 290mV Dropout Voltage, Low Noise: 40μV _{RMS} , V _{IN} = 1.8V to 20V, V _{OUT} = 1.2V to 19.5V, Stable with Ceramic Capacitors, TO-220, DD-Pak, MSOP and 3mm × 3mm DFN Packages |
| LT3050 | 100mA LDO with Diagnostics and Precision Current Limit | 340mV Dropout Voltage, Low Noise: $30\mu V_{RMS}$, V_{IN} = 1.8V to 45V, 3mm × 2mm DFN and MSOP Packages |
| LT3055 | 500mA LDO with Diagnostics and Precision Current Limit | 350mV Dropout Voltage, Low Noise: $25\mu V_{RMS}$, V_{IN} = 1.8V to 45V, 4mm × 3mm DFN and MSOP Packages |
| LT3060 | 100mA Low Noise LDO with Soft-Start | 300mV Dropout Voltage, Low Noise: $30\mu V_{RMS}$, V_{IN} = 1.8V to 45V, 2mm × 2mm DFN and ThinSOT Packages |
| LT3080/ LT3080-1 | 1.1A, Parallelable, Low Noise LDO | 300mV Dropout Voltage (2-Supply Operation), Low Noise $40\mu V_{RMS}$, V_{IN} = 1.2V to 36V, V_{OUT} = 0V to 35.7V, Current-Based Reference with 1-Resistor V_{OUT} Set, Directly Parallelable, Stable with Ceramic Capacitors, TO-220, SOT-223, MSOP and 3mm × 3mm DFN |
| LT3082 | 200mA, Parallelable, Low Noise LDO | Outputs may be Paralleled for Higher Output Current or Heat Spreading, Wide Input Voltage Range: 1.2V to 40V, Low Value Input/Output Capacitors Required: 2.2µF, Single Resistor Sets Output Voltage, 8-Lead SOT-23, 3-Lead SOT-223 and 8-Lead 3mm × 3mm DFN Packages |
| LT3085 | 500mA, Parallelable, Low Noise LDO | 275mV Dropout Voltage (2-Supply Operation), Low Noise $40\mu V_{RMS}$, V_{IN} = 1.2V to 36V, V_{OUT} = 0V to 35.7V, Current-Based Reference with 1-Resistor V_{OUT} Set, Directly Parallelable, Stable with Ceramic Capacitors, MS8E and 2mm × 3mm DFN-6 Packages |