TS7421L - 30W CW GaN Broadband RF Switch SPDT

1.0 Features

- Low insertion loss: 0.40dB @ 800MHz
- High isolation: 44dB @ 800MHz
- High linear power handling capability
- No external DC blocking capacitors on RF lines
- Versatile 2.6-5.5V power supply


2.0 Applications

- Private mobile radio handsets
- Public safety handsets
- Cellular infrastructure
- Small cells
- LTE relays and microcells
- Satellite terminals

3.0 Description

The TS7421L is a symmetrical reflective Single Pole Dual Throw (SPDT) switch designed for broadband, high peak power switching applications. Its broadband behavior from 500MHz to 5GHz makes the TS7421L an excellent switch for all the applications requiring low insertion loss, high isolation and high linearity within a small package size.

The TS7421L is packaged into a compact Quad Flat No lead (QFN) 4x4mm 32 leads plastic package.








Figure 2 Function Block Diagram (Top View)

4.0 Ordering Information

Table 1 Ordering Information

Base Part Number	Package Type	Form	Qty	Reel Diameter	Reel Width	Orderable Part Number
TS7421L	32 Pin 4×4×0.8mm QFN	Tape and Reel	3000	13" (330mm)	18mm	TS7421LMTRPBF
Evaluation Board						TS7421L-EVB



5.0 Pin Description

Table 2 Pin Definition

Pin Number	Pin Name	Description
1	VDD	DC power supply
2	V1	Switch control input 1
3	V2	Switch control input 2
4,5,6,7,8,9,10,11,12,14,15,16,17, 18,19,20,22,23,24,25,26,27,29,30,31	NC	No internal connection, Can be grounded
13	RF2	RF port 2
21	ANT	Antenna port
28	RF1	RF port 1
32	VCP	Internal charge pump voltage output. Connect a 1nF capacitor to GND on this pin to improve switching time.

Note: The backside ground (thermal) pad of the package must be grounded directly to the ground plane of PCB with multiple vias to ensure proper operation and thermal management.

6.0 Absolute Maximum Ratings

Table 3 Absolute Maximum Ratings @T_A=+25°C Unless Otherwise Specified

Parameter	Symbol	Value	Unit				
Electrical Ratings							
Power Supply Voltage	VDD	2.6 to 5.5	V				
Storage Temperature Range	T _{st}	-55 to +125	°C				
Operating Temperature Range	Тор	-40 to +85	°C				
Maximum Junction Temperature	TJ	+140	°C				
RF Input Power CW, 500-3000MHz, Tc=+85°C	RFx	45	dBm				
RF Input Power (VSWR 10:1), 1 minute	RFx	44	dBm				
Thermal Ratings							
Thermal Resistance (junction-to-case) – Bottom side	Rejc	15	°C/W				
Thermal Resistance (junction-to-top)	R _{0JT}	≤ 37	°C/W				
Soldering Temperature	Tsold	260	°C				
ESD Ratings							
Human Body Model (HBM)	Level 1B	500 to <1000	V				
Charged Device Model (CDM)	Level C3	≥1000	V				
Moisture Rating							
Moisture Sensitivity Level	MSL	1	-				

Attention:

Maximum ratings are absolute ratings. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Exceeding one or a combination of the absolute maximum ratings may cause permanent and irreversible damage to the device and/or to surrounding circuit.



7.0 Electrical Specifications

Table 4 Electrical Specifications @T_A=+25°C Unless Otherwise Specified; VDD=+2.7V; 50Ω Source/Load.

Parameter	Condition	Minimum	Typical	Maximum	Unit
Operating Frequency		500		5000	MHz
	500MHz		0.35		dB
	800MHz		0.40	0.5	
Insertion Loss, RFx	1.95GHz		0.45	0.6	
	2.6GHz		0.50	0.7	
	5.0GHz		0.75		
	500MHz		48		dB
	800MHz	40	44		
Isolation, ANT-RFx	1.95GHz	34	36		
	2.6GHz	28	33		
	5.0GHz		22		
	500MHz		30		dB
	800MHz		28		
Return Loss, ANT-	1.95GHz		25		
RFx	2.6GHz		25		
	5.0GHz		17		
H2	800MHz, Pin=38dBm		-83		dBc
H3	800MHz, Pin=38dBm		-80		dBc
IIP3	800MHz		74		dBm
P0.1dB ^[1]	0.1dB compression point, 500MHz - 3GHz	45	46		dBm
P0.1dB ^[1]	0.1dB compression point, >3GHz		45		dBm
Switching Time	50% ctrl to 10/90% of the RF value is settled. C1=1nF (refer to Figure 3)		0.8		μS
Control Voltage	Power supply VDD	2.6	3.3	5.5	V
	All control pins high, V _{ih}	1.0	3.3	5.25	V
	All control pins low, Vil	-0.3		0.5	V
Control Current	All control pins low, Iii		0		μΑ
	All control pins high, Iih			7.5	μΑ
Current Consumption, IDD	Active mode		160	200	μΑ

Note: [1] P0.1dB is a figure of merit.

[2] No external DC blocking capacitors required on RF pins unless DC voltage is applied on a RF pin.



8.0 Switch Truth Table

Table 5 Switch Truth Table

V1	V2	Active RF Path
0	1	All OFF
0	0	ANT-RF1
1	0	ANT-RF2

Attention: [1] VDD should be applied first before V1 and V2, otherwise may cause damage to the device.

- [2] There is an internal pull-down to ground on V2 control pin, which can be left floating when the all OFF state is used.
- [3] If all OFF state is not used, the switch can be operated with single control pin V1.
- [4] There is also an internal pull-down to ground on V1 control pin, the state at start-up without any control voltage applied will be ANT-RF1 on by default.

9.0 Evaluation Board Schematic




Figure 3 Evaluation Board Schematic



10.0 Typical Characteristics




Figure 6 RF1, RF2 Return Loss

Figure 7 ANT Return Loss

11.0 Device Package Information




Figure 8 Device Package Drawing

(All dimensions are in mm)

Table 6 Device Package Dimensions

Dimension (mm)	Value (mm)	Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)
Α	0.80	±0.05	E	4.00 BSC	±0.05
A1	0.203	±0.02	E1	2.70	±0.05
b	0.20	+0.05/-0.07	F	0.50	±0.05
D	4.00 BSC	±0.05	G	0.50	±0.05
D1	2.70	±0.05	L	0.40	±0.05
е	0.40 BSC	±0.05	K	0.25	±0.05

Note: Lead finish: Pure Sn without underlayer; Thickness: 7.5μm ~ 20μm (Typical 10μm ~ 12μm)

Attention:

Please refer to application notes *TN-001* and *TN-002* at http://www.tagoretech.com for PCB and soldering related guidelines.

12.0 PCB Land Design

Guidelines:

- [1] 4 layer PCB is recommended.
- [2] Via diameter is recommended to be 0.2mm to prevent solder wicking inside the vias.
- [3] Thermal vias shall only be placed on the center pad.
- [4] The maximum via number for the center pad is $6(X) \times 6(Y) = 36$.




Figure 9 PCB Land Pattern (Dimensions are in mm)



Figure 10 Solder Mask Pattern (Dimensions are in mm)




Figure 11 Thermal Via Pattern

(Recommended Values: S≥0.15mm; Y≥0.20mm; d=0.2mm; Plating Thickness t=25µm or 50µm)



13.0 PCB Stencil Design

Guidelines:

- [1] Laser-cut, stainless steel stencil is recommended with electro-polished trapezoidal walls to improve the paste release.
- [2] Stencil thickness is recommended to be 125µm.




Figure 12 Stencil Openings (Dimensions are in mm)




Figure 13 Stencil Openings Shall not Cover Via Areas If Possible (Dimensions are in mm)

14.0 Tape and Reel Information





Figure 14 Tape and Reel Drawing

→ A0 +

Table 7 Tape and Reel Dimensions

Dimension (mm)	Value (mm)	Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)
A0	4.35	±0.10	K0	1.10	±0.10
В0	4.35	±0.10	P0	4.00	±0.10
D0	1.50	+0.10/-0.00	P1	8.00	±0.10
D1	1.50	+0.10/-0.00	P2	2.00	±0.05
Е	1.75	±0.10	Т	0.30	±0.05
F	5.50	±0.05	W	12.00	±0.30

В



Edition Revision 2.0 - 2018-11-09

Published by

Tagore Technology Inc. 5 East College Drive, Suite 200 Arlington Heights, IL 60004, USA

©2018 All Rights Reserved

Legal Disclaimer

The information provided in this document shall in no event be regarded as a guarantee of conditions or characteristics. Tagore Technology assumes no responsibility for the consequences of the use of this information, nor for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of Tagore Technology. The specifications mentioned in this document are subject to change without notice.

Information

For further information on technology, delivery terms and conditions and prices, please contact Tagore Technology: support@tagoretech.com.