

Z8 BASIC/Debug Interpreter

- The Z8671 MCU is a complete microcomputer preprogrammed with a BASIC/Debug interpreter. Interaction between the interpreter and its user is provided through an on-board UART.
- BASIC/Debug can directly address the Z8671's internal registers and all external memory. It provides quick examination and modification of any external memory location or I/O port.
- The BASIC/Debug interpreter can call machine language subroutines to increase execution speed.
- The Z8671's auto start-up capability allows a program to be executed on power-up or Reset without operator intervention.
- Single + 5 V power supply all I/O pins TTL-compatible.
- Available in 8 MHz version.

General Description

The Z8671 Single-Chip Microcomputer (MCU) is one of a line of preprogrammed chips—in this case with a BASIC/Debug interpreter in ROM-offered by SGS. As a member of the Z8 Family of microcomputers, it offers the same abundance of resources as the other Z8 microcomputers.

Because the BASIC/Debug interpreter is already part of the chip circuit, programming is made much easier. The Z8671 MCU thus offers a combination of software and hardware that is ideal for many industrial applications. The Z8671 MCU allows fast hardware tests and bit-by-bit examination and modification of memory location, I/O ports, or registers. It also allows bit manipulation and logical operations. A self-contained line editor supports interactive debugging, further speeding up program development.

The BASIC/Debug interpreter, a subset of Dartmouth BASIC, operates with three kinds of memory: on-chip registers and external ROM or RAM. The BASIC/Debug interpreter is located in the 2K bytes of on-chip ROM.

Aditional features of the Z8671 MCU include the ability to call machine language subrotines to increase execution speed and the ability to have a program execute on power-up or Reset, without operator intervention.

Maximum memory addressing capabilities include 62K bytes of external program

memory and 62K bytes of data memory with program storage beginning at location 800 hex. This provides up to 124K bytes of useable memory space. Very few 8-bit microcomputers can directly access this amount of memory.

Each Z8671 Microcomputer has 32 I/O lines, a 144-byte register file, an on-board UART, and two counter/timers.




Figure 1. Logic Function

General Description (Continued)




Figure 2a. Pin Configuration

Figure 2b. Chip Carrier Pin Configuration




Figure 3. Functional Block Diagram

Architecture

Z8671 architecture is characterized by a flexible I/O scheme, and efficient register and address space structure, and a number of ancillary features that are helpful in many applications.

Microcomputer applications demand powerful I/O capabilities. The Z8671 fulfills this with 32 pins dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

Because the multiplexed address/data bus is merged with the I/O-oriented ports, the Z8671 can assume many different memory and I/O configurations. These configurations range from a self-contained microcomputer

to a microprocessor that can address 124K bytes of external memory.

Three basic address spaces are available to support this wide range of configurations: program memory (internal and external), data memory (external) and the register file (internal). The 144-byte random-access register file is composed of 124 generalpurpose registers, four I/O port registers. and 16 control and status registers.

To unburden the program from coping with real-time problems such as serial data communication and counting/timing, an asynchronous receiver/transmitter (UART) and two counter/timers with a large number of user-selectable modes are offered on chip. Hardware support for the UART is minimized because one of the on-chip timers supplies the bit rate.

Pin Description

AS Address Strobe (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Addressess output via Port 1 for all external program or data memory transfers are valid at the trailing edge of AS. Under program control, AS can be placed in the highimpedance state along with Ports 0 and 1, Data Strobe and Read/Write.

DS. Data Strobe (output, active Low). Data Strobe is activated once for each external memory transfer.

POn-PO7. I/O Port Lines (input/output, TTL compatible). 8 lines Nibble Programmable that can be configured under program control for I/O or external memory interface.

Pln-Plz. I/O Port Lines (input/output, TTL compatible). 8 lines Byte Programmable that can be configured under program control for I/O or multiplexed address (A_0-A_7) and data (Dn-D7) lines used to interface with program/data memory.

P20-P27. I/O Port Lines (input/output, TTL compatible). 8 lines Bit Programmable. In addition they can be configured to provide open-drain outputs.

P3₀-P3₄. Input Port Lines (TTL compatible). They can also configured as control lines.

P35-P37. Output Port Lines (TTL compatible). They can also configured as control lines.

RESET. Reset (input, active Low). RESET inizializes the Z8671. When RESET is deactivated, program execution begins from internal program location 000CH.

 $\mathbf{R}/\overline{\mathbf{W}}$. Read/Write (output). $\mathbb{R}/\overline{\mathbb{W}}$ is Low when the Z8671 is writing to external program or data memory.


XTAL1, XTAL2. Crystal 1, Crystal 2 (timebase input and output). These pins connect a parallel-resonant crystal (8 or 12 MHz maximum) or an external single - phase clock (8 or 12 MHz maximum) to the on-chip clock oscillator and buffer.

Address Spaces

Program Memory. The Z8671's 16-bit program counter can address 64K bytes of program memory space. Program memory consists of 2K bytes of internal ROM and up to 62K bytes of external ROM, EPROM, or RAM. The first 12 bytes of program memory are reserved for interrupt vectors (Figure 4). These locations contain six 16-bit vectors that correspond to the six available interrupts. The BASIC/Debug interpreter is located in the 2K bytes of intenal ROM. The interpreter begins at address 12 and extends to 2047.

Data Memory. The Z8671 can address up to 62K bytes of external data memory beginning at location 2048 (Figure 5). External data memory may be included with, or separated from, the external program memory space. $\overline{\rm DM}$, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish data and program memory space.

Register File. The 144-byte register file may be accessed by BASIC programs as memory locations 0-127 and 240-255. The register






Figure 5. Data Memory Map




Figure 4. Programm Memory Map




Figure 6. Control and Status Registers

Address Spaces (Continued)

The BASIC/Debug Interpreter uses many of the general-purpose registers as pointers, scratch workspace, and internal variables. Consequently, these registers cannot be used by a machine language subroutine or other user programs. On power-up/Reset, BASIC/Debug searches for external RAM memory and checks for an auto start-up program. In a non-destructive method, memory is tested at relative location xxFD(hex). When BASIC/Debug discovers RAM in the system, it initializes the pointer registers to mark the boundaries between


areas of memory that are assigned specific uses. The top page of RAM is allocated for the line buffer, variable storage, and the GOSUB stack. Figure 7a illustrates the contents of the general-purpose registers in the Z8671 system with external RAM. When BASIC/Debug tests memory and finds no RAM, it uses an internal stack and shares register space with the input line buffer and variables. Figure 7b illustrates the contents of the general-purpose registers in the Z8671 system without external RAM.

127	
64	EXPRESSION EVALUATION STACK
63	FREF
34 33 32	COUNTER
31	USED INTERNALLY
30	SCRATCH
29 28	POINTER TO CONSTANT BLOCK
27 24	USED INTERNALLY
23	LINE NUMBER
21	ARGUMENT FOR SUBROUTINE
19	ARGUMENT/ROUTINE FOR SUBROUTINE CALL
17	SCRATCH
15	POINTER TO INPUT LINE BUFFER
13	POINTER TO END OF LINE BUFFER
11	POINTER TO STACK BOTTOM
9	ADDRESS OF USER PROGRAM
7	POINTER TO GOSUB STACK
5	POINTER TO END OF PROGRAM
3	VO PORTS
0.1	

Figure 7a. General-Purpose Registers with External RAM

127 J	
104	SHARED BY EXPRESSION STACK AND LINE BUFFER
103	GOSUB
86 85	STACK SHARED BY GOSUB
64 63	AND VARIABLES
34	VARIABLES
33	FREE, AVAILABLE FOR USR ROUTINES
32	COUNTER
31	USED INTERNALLY
30	SCRATCH
29	POINTER TO CONSTANT BLOCK
28 27	USED INTERNALLY
24 23	LINE NUMBER
22 21	ARGUMENT FOR
20 19	SUBROUTINE CALL ARGUMENT/RESULT FOR
1B 17	SUBROUTINE CALL
16	SCRATCH
15 14	POINTER TO NEXT CHARACTER
13 12	POINTER TO LINE BUFFER
11	POINTER TO GOSUB
9	POINTER TO BASIC PROGRAM
7 6	POINTER TO GOSUB
5	FREE
3	I/O PORTS
0	

Figure 7b. General-Purpose Registers without External RAM



Address Spaces (Continued)

Stacks. Either the internal register file or the external data memory can be used for the stack. A 16-bit Stack Pointer (R254 and R255) is used for the external stack, which can reside anywhere in data memory between location 2048 and 65535. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 124 general-purpose registers (R4-R127).

Register Addressing. Z8671 instructions can access registers directly or indirectly with an 8-bit address field. The Z8671 also allows short 4-bit register addressing using the Register Pointer (one of the control registers). In the 4-bit mode, the register file is divided into nine working-register groups, each group consisting of 16 continguous registers (Figure 8). The Register Pointer addresses the starting location of the active working-register group.




Figure 8. The Register Pointer

Program Execution

Automatic Start-up. The Z8671 has an automatic start-up capability which allows a program stored in ROM to be executed without operator intervention. Automatic execution occurs on power-on or Reset when the program is stored at address 1020 (hex).

Execution Modes. The Z8671's BASIC/Debug Interpreter operates in two execution modes: Run and Immediate. Programs are edited

and interactively debugged in the Immediate mode. Some BASIC/Debug commands are used almost exclusively in this mode. The Run mode is entered from the Immediate mode by entering the command RUN. If there is a program in RAM, it is executed. The system returns to the Immediate mode when program execution is complete or interrupted by an error.

Interactive Debugging

Interactive debugging is accomplished with the self-contained line editor which operates in the Immediate mode. In addition to changing program lines, the editor can correct an immediate command before it is executed. It also allows the correction of typing and other errors as a program is entered.

BASIC/Debug allows interruptions and changes during a program run to correct

errors and add new instructions without disturbing the sequential execution of the program. A program run is interrupted with the use of the escape key. The run is restarted with a GOTO command (followed by the appropriate line number) after the desired changes are entered. The same procedure is used to enter corrections after BASIC/Debug returns an error.

Commands

keywords.	Debug recognizes 15 command . For detailed instructions of usage, refer to the BASIC/Debug nanual.	LET	from the operator. IN uses any values left in the buffer first, then requests new data. LET assigns the value of an
GO	The GO command unconditionally branches to a machine language		expression to a variable or memory location.
	subrotine. This statement is similar to the USR function except that no value is returned by the assembly language routine.	LIST	This command is used in the interactive mode to generate a listing of program lines stored in memory on the terminal device.
GOSUB	GOSUB unconditionally branches to a subroutine at a line number specified by the user.	NEW	The NEW command resets pointer R10-11 to the beginning of user memory, thereby marking the
GOTO	GOTO unconditionally changes the sequence of program		space as empty and ready to store a new program.
	execution (branches to a line number).	PRINT	PRINT lists its arguments, which may be text messages or
IF/TH EN	This commands is used for conditional operations and		numerical values, on the output terminal.
INPIIT/IN	branches. These commands request	REM	This command is used to insert explanatory messages into the
1111 0 17 111	information from the user with the		program.
	prompt "?", then read the input values (which must be separated by commas) from the keyboard,	RETURN	This command returns control to the line following a GOSUB statement.
	and store them in the indicated variables. INPUT discards any values	RUN	RUN initiates sequential execution of all instructions in the current
	remaining in the buffer from previous IN, INPUT, or RUN statements, and requests new data	STOP	program. STOP ends program execution and clears the GOSUB stack.

Functions

BASIC/Debug supports two functions: AND and USR.

The AND function performs a logical AND. It can be used to mask, turn off, or isolate bits. This function is used in the following format:

AND (expression, expression)

The two expressions are evaluated, and their bit patterns are ANDed together. If only one value is included in the parentheses, it is ANDed with itself. A logical OR can also be performed by complementing the AND function. This is accomplished by subtracting each expression from -1. For example, the function below is equivalent to the OR of A and B.

$$-1 - AND(-1 - A, -1 - B)$$

The USR function calls a machine language subroutine and returns a value. This is useful for applications in wich a subroutine can be performed more quickly and efficiently in machine language than in BASIC/Debug.

The address of the first instruction of the subroutine is the first argument of the USR function. The address can be followed by one or two values to be processed by the subroutine. In the following example, BASIC/Debug executes the subroutine located at address 2000 using values literal 256 and variable C.

USR(%2000,256,C)

The resulting value is stored in Registers 18-19.

Serial Input/Output

Port 3 lines $P3_0$ and $P3_7$ can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/fransmitter operation. The bit rate is controlled by Counter/Timer 0, with a maximum rate of 62.5K bit/second for 8MHz, and a maximum rate of 94.8K bit/second for 12MHz parts.


The Z8671 automatically adds a start bit and two stop bits to transmitted data (Figure 9). Odd parity is also available as an

option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth data bit is used as the odd parity bit. An interrupt request (IRQ_4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ₃ interrupt request.


Transmitted Data

(No Parity)




Transmitted Data

(With Parity)



Received Data

(No Parity)



Received Data (With Parity)




Figure 9. Serial Data Formats

I/O Ports

The Z8671 has 32 lines dedicated to input and output. These lines are grouped into four ports of eight lines each and are configurable as input, output or address/data. Under software control, the ports can be programmed to provide address outputs, timing, status signals, serial I/O, and parallel I/O with or without handshake. All ports have active pull-ups and pulldowns compatible with TTL loads.

Port 1 can be programmed as a byte I/O port or as an address/data port for interfacing external memory. When used as an I/O port, Port I may be placed under handshake control. In this configuration, Port 3 lines P3₃ and P3₄ are used as the handshake controls RDY1 and DAV1 (Ready and Data Available).

Memory locations greater than 2048 are referenced through Port 1. To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port I can be placed in the highimpedance state along with Port 0, AS, DS and R/W, allowing the Z8671 to share common resources in multiprocessor and DMA applications. Data transfers can be controlled by assigning P33 as a Bus Acknowledge input and P34 as a Bus Request output.




Figure 10a. Port 1

Port 0 can be programmed as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 may be placed under handshake control. In this configuration, Port 3 lines

P3₂ and <u>P3₅ are used as the handshake</u> controls \overline{DAV}_0 and RDY $_0$. Handshake signal assignment is dictated by the I/O direction of

the upper nibble P0₄-P0₇.

For external memory references, Port 0 can provide address bits A₈-A₁₁ (lower nibble) or A₈-A₁₅ (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. When Port 0 nibbles as defined as address bits. they can be set to the high-impedance state along with Port 1 and the control signals $\overline{\rm AS}$. $\overline{\text{DS}}$ and R/\overline{W} .




Figure 10b. Port 0

Port 2 bits can be programmed independently as input or output. The port is always available for I/O operations. In addition, Port 2 can be configured to provide open-drain outputs.

Like Ports 0 and 1, Port 2 may also be placed under handshake control. In this configuration, Port 3 lines P3₁ and P3₆ are used as the handshake controls lines DAV2 and RDY₂. The handshake signal assignment for Port 3 lines P3₁ and P3₆ is dictated by the direction (input or output) assigned to bit 7 of Port 2.




Figure 10c. Port 2

I/O Ports (Continued)

Port 3 lines can be configured as I/O or control lines. In either case, the direction of the eight lines is fixed as four input $(P3_0-P3_3)$ and four output $(P3_4-P3_7)$. For serial I/O, lines $P3_0$ and $P3_7$ are programmed as serial in and serial out respectively.

Port 3 can also provide the following control functions: handshake for Port 0, 1 and 2 (DAV and RDY); four external interrupt request signals (IRQ₀-IRQ₃); timer input and output signals (T_{IN} and T_{OUT}) and Data Memory Select (DM).




Figure 10d. Port 3

Counter/Timers

The Z8671 contains two 8-bit programmable counter/timers (T_0 and T_1), each driven by its own 6-bit programmable prescaler. The T_1 prescalers can be driven by internal or external clock sources; however, the T_0 prescaler is driven by the nternal clock only.

The 6-bit prescalers can divide the input frequency of the clock source by any number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request— IRQ_4 (T_0) or IRQ_5 (T_1)—is generated.

The counters can be started, stopped, restarted to continue, or restarted from the initial value. The counters can also be programmed to stop upon reaching zero (single-pass mode) or to automatically reload

the initial value and continue counting (modulo-n continuous mode). The counters, but not the prescalers, can be read any time without disturbing their value or count mode.

The clock source for T_1 is user-definable; it can be either the internal microprocessor clock (4 MHz maximum for the 8 MHz device and 6 MHz maximum for the 12 MHz device) divided by four, or an external signal input via Port 3. The Timer Mode register configures the external timer input as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. The counter/timers can be programmably cascaded by connecting the T_0 output to the input of T_1 . Port 3 line $P3_6$ also serves as a timer output (TOUT) through which T_0 , T_1 or the internal can be output.

Interrupts

The Z8671 allows six different interrupts from eight sources: the four Port 3 lines P30-P33, Serial In, Serial Out, and the two counter/timers. These interrupts are both maskable and prioritized. The Interrupt Mask register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z8671 interrupts are vectored; however, the internal UART operates in a polling fashion. To accommodate a polled structure, any or all of the interrupt inputs can be masked and the Interrupt Request register polled to determine which of the interrupt requests needs service.

The BASIC/Debug Interpreter does not process interrupts. Interrupts are vectored through locations in internal ROM which point to addresses 1000-1011 (hex). To process interrupts, jump instructions can be entered to the interrupt handling routines at the appropriate addresses as shown in Table 1.

Address (hex)	Contains Jump Instruction and Sobroutine Address for:
1000-1002	IRQ ₀
1003-1005	IRQ ₁
1006-1008	IRO₂
1009-100B	IRQ ₃
100C-100E	IRO₄
100F-1011	IRQ ₅

Table 1. Interrupt Jump instruction

Clock

The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal or to any suitable external clock source (XTAL1 = Input, XTAL2 = Output).

The crystal source is connected across XTAL1 and XTAL2, using the recommended

capacitance ($C_L \le 15$ pF maximum) from each pin to ground. The specifications for the crystal are as follows:

- AT cut, parallel resonant
- Fundamental type, 8 MHz maximum
- Series resistance, $R_s \leq 100 \Omega$



Instruction Set Notation

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

IRR Indirect register pair or indirect working-

register pair address Irr

Indirect working-register pair only Х Indexed address

DA Direct address

RA Relative address

IM Immediate

R Register or working-register address

Working-register address only IR Indirect-register or indirect working-

register address

Ιr Indirect working-register address only

RR Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

dst Destination location or contents

SIC Source location or contents CC

Condition code (see list) (a) Indirect address prefix

SP Stack pointer (control registers 254-255)

PC Program counter

FLAGS Flag register (control register 252) RP Register pointer (control register 253) **IMR** Interrupt mask register (control register 251)

Assignment of a value is indicated by the symbol "←". For example,

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The notation "addr(n)" is used to refer to bit "n" of a given location. For example.

dst (7)

refers to bit 7 of the destination operand.

Flags. Control Register R252 contains the following six arithmetical falgs plus two user selectable flags:

C Carry falg Z

D

н

Zero flag s Sign flag v

CZSVDHF2F1

Overflow flag

Decimal-adjust flag user flags Half-carry flag

Affected flags are indicated by:

Clared to zero

Undefined

Set to one Set or cleared according to operation


Unaffected X

Conditions Codes

Value	Mnemonic	Meaning	Flores C.A
1000 0111 1111 0110 1110 1101 0101 010	Mnemonic C NC Z NZ PL MI OV	Always true Carry No carry Zero Not zero Plus Minus	Flags Set C = 1 C = 0 Z = 1 Z = 0 S = 0 S = 1
1100 0110 1110 1001 0001 1010 0010 1111	OV NOV EQ NE GE LT GT LE UGE	Overflow No overflow Equal Not equal Greater than or equal Less than Greater than Less than Unsigned greater than or equal	V = 1 V = 0 Z = 1 Z = 0 (S XOR V) = 0 (S XOR V) = 1 [Z OR (S XOR V)] = 0 [Z OR (S XOR V)] = 1
0111 1011 0011 0000	ULT UGT ULE	Unsigned less than Unsigned greater than Unsigned greater than Unsigned less than or equal Never true	C = 0 C = 1 (C = 0 AND Z = 0) = 1 (C OR Z) = 1

Three-Byte instruction

Instruction Formats



CCF, DI, EI, IRET, NOP. RCF, RET, SCF

INC r

OPC

dst OPC

Two-Byte instruction

Figure 11. Instruction Formats



Instruction Summary

	C Z S V D H									
Instruction	Addr	Mode								
and Operation	dst	src								
ADC dst,src dst - dst + src + 0	(Not	e 1)	10	* * * * 0 *						
ADD dst,src dst - dst + src	(Not	e l)	0:1	* * * * 0 *						
AND dst, src dst - dst AND src	(Not	e 1)	5□	- * * 0						
CALL dst SP + SP - 2 @SP + PC; PC + c	IBB									
CCF C - NOT C			EF	•						
CLR dst dst - 0										
COM dst dst — NOT dst				- * * 0						
CP dst,src dst - src	(Note	: 1)	ALI	* * * *						
DA dst dst - DA dst				* * * X						
DEC dst dst - dst - 1				- * * *						
DECW dst dst - dst - 1				- * * *						
DI IMR (7) - 0			8F							
DJNZ r,dst $r \leftarrow r - 1$ if $r \neq 0$ $PC \leftarrow PC + dst$ Range: +127, -128	RA									
EI IMR (7) ← 1			9F							
INC dst dst - dst + i	R		r = 0 - F 20	- * * *						
INCW dst dst ← dst + 1				- * * *						
IRET FLAGS ← @SP; SP ← PC ← @SP; SP ← SP	- SP + + 2; IN	1 MR (7)		* * * * *						

Instruction	Addr	Mode	Opcode	Fl	αg	s A	iffe	ect	ed
and Operation	dst	SIC	Byte (Hex)	С	Z	s	٧	D	– H
JP cc,dst if cc is true	DA		cD c=0-F	_	_	_	_	_	_
PC - dst	IRR	_	30 30						
IR cc,dst if cc is true, PC - PC + dst	RA		cB c=0-F	-	-	-	-	-	-
Range: +127, -128									
LD dst,src dst src	r R R	Im R r X r	rC r8 r9 r=0-F C7 D7	-	-	_	_	-	
	r Ir R R R IR IR	Ir r R IR Im Im R	E3 F3 E4 E5 E6 E7 F5						
LDC dst,src dst - src	r Irr	Irr r	C2 D2	-	-		-	_	-
LDCI dst,src dst + src r + r + 1; rr + rr +	Ir Irr 1	Irr Ir	C3 D3						-
LDE dst,src dst src	r Irr	Irr r	82 92		-		-		-
LDEI dst,src dst - src r - r + 1; rr - rr +	Ir Irr l	Irr Ir	83 93				-	-	-
NOP			FF		_	_		_	_
OR dst,src dst dst OR src	(Note	1)	4□	- *	*	0	_	~	_
POP dst dst ← @ SP SP ← SP + 1	R IR		50 51		-	-	_	-	_
PUSH src SP - SP - 1; @SP -	src	R IR	7 0 -		-	-	-	-	-
RCF C - 0			CF () ~	-	-	-	-	-
RET	. 2		AF -		-	-	_	_	-
PC - @ SP; SP - SP	+ 2								

Instruction Summary (Continued)

Instruction	Addr Mode	Opcode	Flags Affected								
and Operation	dst src	Byte (Hex)	C	z	s	٧	D	Н			
RLC dst	R IR	10 11		*	*	*	-	-			
RR dst	R IR	E0 E1		*	*	*	-	-			
RRC dst -[-]-	⊋ R IR	C0 C1	4	*	*	*	-	-			
SBC dst,src dst - dst - src - C	(Note 1)	3□	*		*	*	1	*			
SCF C + 1		DF	1	-	-	-	-	-			
SRA dst	R IR	D0 D1	•	*	*	0	-	-			

Instruction	Addr	Mode	Opcode	Flags Affected								
and Operation	dst	src	Byte (Hex)	С	z	s	V	D	H			
SRP src RP - src		Im	31	-	-	-	-	-	-			
SUB dst,src dst - dst - src	(Not	e 1)	2□	*	*	*	*	1	*			
SWAP dst	I R		F0 F1	Х	*	*	Х	-	-			
TCM dst, src (NOT dst) AND src	(Note	e 1)	6Li	-	*	*	0	-	-			
TM dst, src dst AND src	(Note	e 1)	7□	_	*	*	0	-	-			
XOR dst,src dst - dst XOR src	(Note	∍ l)	В□	-	*	*	0	-	-			

Note I

These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a \square in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.


Āddr	Mode	Lower
 dst	Brc	Opcode Nibble
r	г	2
r	Ir	3
R	R	4
R	IR	[5]
R	IM	6
IR	MI	7

Registers

 $-2^{2}e^{2\pi i \epsilon_{1}}e^{2\pi i \epsilon_{2}}e^{2\pi i \epsilon_{1}}e^{2\pi i \epsilon_{1}}e^{2\pi i \epsilon_{2}}e^{2\pi i \epsilon_{1}}e^{2\pi i \epsilon_{2}}e^{2\pi i$


R240 SIO Serial I/O Register

(FOH; Read/Write)



R241 TMR Timer Mode Register

(Fl_H; Read/Write)



R244 T0 Counter/Timer 0 Register


(F4H; Read/Write)



R245 PRE0

Prescaler 0 Register

(F5H; Write Only)



R242 T1

Counter Timer 1 Register


(F2_H; Read/Write)



R246 P2M

Port 2 Mode Register


(F6_H; Write Only)



R243 PRE1

Prescaler 1 Register

(F3H; Write Only)



R247 P3M

Port 3 Mode Register

(F7_H; Write Only)





Figure 12. Control Registers

Registers (Continued)


R248 P01M Port 0 and 1 Mode Register

(F8_H; Write Only)



R252 FLAGS Flag Register


(FC_H; Read/Write)



R249 IPR


Interrupt Priority Register

(F9H; Write Only)



R253 RP

Register Pointer (FD_H; Read/Write)




R250 IRQ Interrupt Request Register

(FA_H; Read/Write)




R254 SHP

Stack Pointer (FE_H; Read/Write)



R251 IMR Interrupt Mask Register

(FBH; Read/Write)



R255 SPL Stack Pointer

(FFH; Read/Write)



Figure 12. Control Registers (Continued)



Z	86	7

Орсо	de	Мар						Lo	wer Nibb	le (Hex)							
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	
	0	6, 5 DEC R ₁	6.5 DEC	6, 5 ADI				ADI	ADD	6,5 LD	6,5 LD	12/10,5 DJNZ	12/10,0 JR	6,5 LD	12/10,0 JP	6,5 INC	T
	ı	RLC R1	6.5 RLC	6.5	6, 5 ADC	10, 5 ADC	10, 5 ADC	10, 5 ADC	10,5 ADC	11, R2	r2, R1	rı, BA	cc, RA	ra, IM	ce, DA	1	-
	2	6, 5 INC	6.5 INC	6, 5 SUB	6, 5	10, 5 SUB	1R ₂ , R 10, S SUB	10,5	10,5								-
	3	8, 0 JP	6.1 SRP	6, 5 SBC	6, 5 SBC	10, 5 SBC	IR ₂ , R ₁	R ₁ , IM	IR 1, IM								L
	-	1RR ₁	IM 8.5	r1, r2	r ₁ , Ir ₂	R ₂ , R ₁	IR ₂ , R ₁	8BC R ₁ , IM	IR ₁ , IM								
	•	DA Ri	DA IR ₁	OR 11, 12	OR r1, Ir2	OR R ₂ , R ₁	OR IR ₂ , R ₁	OR	OR								
:	s	10, 5 POP R ₁	10.5 POP IR ₁	6, 5 AND 11, 12	6, 5 AND r ₁ , Ir ₂	10, 5 AND R ₂ , R ₁	10, 5 AND IR ₂ , R ₁	10, 5 AND R ₁ , IM	10,5 AND IR ₁ , IM								
î (3	6, 5 COM R ₁	6, 5 COM IR ₁	6, 5 TCM 11, 12	6, 5 TCM r ₁ , lr ₂	10, 5 TCM R ₂ , R ₁	10,5 TCM	10, 5 TCM	10, 5 TCM								-
Upper Nibble (Hex)		10/12, 1 PUSH R ₂	12/14, 1 PUSH	6, 5 TM	6,5 TM	10, 5 TM	1R ₂ , R ₁ 10, 5 TM	10,5 TM	1R ₁ , IM 10, S TM								-
pper N		10, 5 DECW	10, S DECW	12, 0 LDE	18,0 LDEI	R2, R1	IR ₂ , R ₁	R ₁ , IM	IR ₁ , IM								- 6
9		6, 5 RL	6.5 RL	12,0 LDE	Ir1, Irr2 18,0 LDEI												6
	,	R ₁ 10,5 NCW	IR ₁ 10, 5 INCW	6, 5 CP	6, S CP	10, 5 CP	10, 5 CP	10, 5 CP	10,5 CP							i	14
В	}	6, 5 CLR	6,5 CLR	6, 5 XOR	f ₁ , Ir ₂ 6, 5 XOR	R ₂ , R ₁	IR ₂ , R ₁ 10, 5 XOR	R ₁ , IM 10, 5 XOR	IR ₁ , IM 10, 5								16
c	H	R ₁ 6, 5 RRC	IR ₁ 6, 5 RRC	r ₁ , r ₂	r ₁ , Ir ₂		IR ₂ , R ₁	R ₁ , IM	IR ₁ , IM								IR
	L	R ₁	IR ₁	LDC r1, Irr2 12, 0	LDCI Ir1, Irr2 18, 0	20,0		20,0	LD 11, x, R ₂								R
D	L	SRA R ₁ 6, 5	SRA IR ₁ 6, 5	LDC 12, Irr1	LDCI Ir2, Irr1 6, 5	CALL*		CALL DA	LD 12, x, R ₁								6. SC
E	L	RR R1	RR IR 1		LD r1, IR2	10, 5 LD R ₂ , R ₁	10,5 LD IR ₂ , R ₁	10, 5 LD R ₁ , IM	10, 5 LD IR ₁ , IM								6, C C
F		8,5 WAP R ₁	8,5 SWAP IR 1		6, 5 LD Ir ₁ , r ₂		10, 5 LD R ₂ , IR ₁				 						6, NC
Bytes pe		_	$\phantom{aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa$		Lov	ver	~~					2			3		_
					Opc Nib !							-			3	1	
			E	Xecution Cycles			ipeline ycles					Legend	l: it Address				
			Uppe Opcode Nibble		10, Cl R ₂ , i	P ≠ 1	Mnemor	ılc				$r = 4 \cdot B_1$ $R_1 \text{ or } r_1$	t Address t Address = Dst Ad = Src Ad	dress			
			c	First perand			cond					Sequen Opcode		perand,	Second	Operan	d
e instruct	on; fe	etch cyc		_	yte instru							Note: T	he blank	areas a	re not de	fined.	

Absolute Maximum Ratings

Voltage on all pins with respect to GND . . . -0.3 V to +7.0 VOperating Ambient Temperature 0° C to $+70^{\circ}$ C Storage Temperature . . . -65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanet damage to the device. This is a stress rating only: operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The characteristics below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the

reference pin. Standard conditions are as

- $+4.75 \text{ V} \le \text{V}_{\text{CC}} \le +5.25 \text{ V}$
- \blacksquare GND = 0 V
- 0°C ≤ +70°C




Figure 13. Test Load 1

Figure 14. Test Load 2 (Both the clock and its complement are required)

Figure 15. TTL External Clock Interface Circuit

DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
$v_{\rm CH}$	Clock input High Voltage	3.8	$v_{\rm cc}$	V	Driven by External Clock Generator
$V_{\rm CL}$	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator
VIH	Input High Voltage	2.0	$V_{\rm CC}$	V	
A ^{II}	Input Low Voltage	-0.3	0.8	V	
V_{RH}	Reset Input High Voltage	3.8	$V_{\rm CC}$	V	
V_{RL}	Reset Input Low Voltage	-0.3	0.8	V	
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
$V_{\rm OL}$	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
IIL	Input Leakage	10	10	μA	$0 \text{ V} \le \text{ V}_{\text{IN}} \le +5.25 \text{ V}$
I_{OL}	Output Leakage	- 10	10	μA	$0 \text{ V} \leq \text{ V}_{\text{IN}} \leq +5.25 \text{ V}$
I_{IB}	Reset Input Current		-50	μ A	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$
I_{CC}	V _{CC} Supply Current		120	mA	
I _{MM}	V _{MM} Supply Current		10	mA	Power Down Mode
V_{MM}	Backup Supply Voltage	3	$V_{\rm CC}$	V	Power Down

External I/O or Memory Read/Write

No. Symbol		Parameter	Z8671			
			Min	Mαx	Notes*†	
1	TdA(AS)	Address Valid to AS ↑ Delay	50		1,2,3	
2	$\operatorname{TdAS}(A)$	ĀS↑ to Address Float Delay	70			
3	TdA(DS)	AS ↑ to Read Data Required Valid	70	360	1,2,3	
4	TwAS	AS Low Width	80	300	1,2,3,4	
5	TdAz(DS)	Address Float to DS ↓			1,2,3	
6-	—-Twdsr———-	——————————————————————————————————————	0 250		1	
7	TwDSW	DS (Write) low Width			- 1,2,3,4	
8	TdDSR(DR)	DS ↓ to Read Data Required Valid	160	000	1,2,3,4	
9	ThDR(DS)	Read Data to DS↑ Hold Time		200	1,2,3,4	
10	TdDS(A)	DS 1 to Address Active Delay	0		1	
11	TdDS(AS)	DS↑ to AS↓ Delay	70		1,2,3	
12-	TdR/W(AS)	—R/W Valid to AS↑ Delay————	70		1,2,3	
13	TdDS(R/W)	DS 1 to R/W Not Valid	——— 50—		1,2,3	
14	TdDW(DSW)	Write Data Valid to DS (Write) ↓ Delay	60		1,2,3	
15	TdDS(DW)	DS ↑ to Write data Not Valid Delay	50		1,2,3	
16	TdA(DR)	Address valid to Read Data Required Valid	70		1,2,3	
17	TdAS(DS)	AS ↑ to DS ↓ Delay		410	1,2,3,4	
MOTES		710 + 10 DO + Delay	80		1,2,3	

- NOTES: 1. Test Load 1
- Timing numbers given are for minimum TpC
- 3. Also see clock cycle time dependent characteristics
- When using extended memory timing add 2 TpC.
- 5. All timing references use 2.0 V for a logic "I" and 0.8 for a logic "0".
- All units in nanoseconds (ns).
- † All timings are preliminary and subject to change.




Figure 15. External I/O or Memory Read/Write

Additional Timing

				Z867 1	
No.	Symbol	Parameter	Min	Max	Notes*†
1	$T_{p}C$	Input Clock Period	125	1000	1
2	TrC,TfC	Clock Input Rise And Fall Times		25	ī
3	TwC	Input Clock Width	37		1
4	TwTinL	Timer Input low Width	100		2
5—	—TwTinH———	——Timer Input High Width—————			- 2
6	TpTin	Timer Input Period	8TpC		2
7	TrTin, TfTin	Timer input Rise And Fall Times	•	100	2
8a	TwIL	Interrupt Request Input Low Time	100		2,3
8b	TwIL	Interrupt Request Input Low Time	3TpC		2,4
9	TwIH	Interrupt Request Input High Time	3TpC		2,3

NOTES:

- 1. Clock timing references uses 3.8 V for a logic "1" and 0.8 V for a logic "O
- 2. Timing reference uses 2.0 V for a logic "1" and 0.8 V for a logic "0"
- 3. Interrupt request via Port 3 (P31-P33).
- 4. Interrupt request via Port 3 (P3₀). Units in nanoseconds (ns).
- All timings are preliminary and subject to change.




Figure 16. Additional Timing

Memory Port Timing

			Z8	671	
No.	Symbol	Parameter	Min	Max	Notes*†
1	TdA(DI)	Address Valid to Data Input Delay		460	1,2
2	ThDI(A)	Data In Hold Time	0		ì

NOTES:

- 1. Test Load 2
- 2. This is a Clock-Cycle-Dependent parameter. For clock frequencies other than the maximum, use the following formula: 28671 = 5 TpC - 165; $28671 \cdot 12 = 5 \text{ TpC} - 95$

 Units are nanoseconds unless otherwise specified; timing are preliminary and subject to change.




Figure 17. Memory Port Timing

Handshake Timing

			Z86	371	
No.	Symbol	Parameter	Min	Max	Notes*†
1	TsDI(DAV)	Data In Setup Time	0		
2	ThDI(DAV)	Data In Hold Time	230		
3	TwDAV	Data Availaole Width	175		
4	TdDAVH(RDY)	DAV : Input to RDY ↓ Delay		175	1.2
5	-TdDAVOf(RDY)-	—DAV ← Output to RDY ↓ Delay————		170	- 1,3
6	TdDAVir(RDY)	DĀV † Input to RDY ↑ Delay	ŭ	175	1.2
7	TdDAVor(RDY)	DAV †Output to RDY ↑ Delay	n	110	1.3
8	TdDO(DAV)	Data Out to DAV ↓ Delay	50		1
9	TdRDY(DAV)	Rdy ↓ input to DAV ↑ Delay	0	200	1

NOTES:

- i. Test load i
- 2. Input handsnake 3. Output handsnake 4. All firming references use 2.0 % for a linguid 12" and 0.8 V for a logic 1:
- * Units in nanoseconds (ns).
- † All timings are preliminary and subject to change.




Figure 17a. Input Handshake




Figure 17b. Output Handshake

Clock-Cycle-Time-Dependent Characteristics

Number Symbols Equation 1 TdA(AS) TpC-75 2 TdAS(A) TpC-55 3 TdAS(DR) 4TpC-140* 4 TwAS TpC-45 6 TwDSR- 3TpC-125* 7 TwDSW 2TpC-90* 8 TdDSR(DR) 3TpC-175* 10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdA/W(AS) TpC-75- 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75- 15 TdDS(DW) TpC-55		Z8671		
2 TdAS(A) TpC-55 3 TdAS(DR) 4TpC-140* 4 TwAS TpC-45 6 TwDSR 3TpC-125* 7 TwDSW 2TpC-90* 8 TdDSR(DR) 3TpC-175* 10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdF(W(AS) TpC-65 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		Equation	Symbols	Number
3 TdAS(DR) 4TpC-140* 4 TwAS TpC-45 6 TwDSR 3TpC-125* 7 TwDSW 2TpC-90* 8 TdDSR(DR) 3TpC-175* 10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdF(W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		TpC-75	TdA(AS)	1
4 TwAS TpC-45 6 TwDSR 3TpC-125* 7 TwDSW 2TpC-90* 8 TdDSR(DR) 3TpC-175* 10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdR/W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		TpC-55	TdAS(A)	2
6 TwDSR 3TpC-125* 7 TwDSW 2TpC-90* 8 TdDSR(DR) 3TpC-175* 10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdR/W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		4TpC-140*	TdAS(DR)	3
7 TwDSW 2TpC-90* 8 TdDSR(DR) 3TpC-175* 10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdR/W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		TpC-45	TwAS	4
7 TwDSW 2TpC-90* 8 TdDSR(DR) 3TpC-175* 10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdB/W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75	 	3TpC-125*	TwDSR	6
10 Td(DS)A TpC-55 11 TdDS(AS) TpC-55 12 TdR/W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75			TwDSW	7
11 TdDS(AS) TpC-55 12 TdR/W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		3TpC-175*	TdDSR(DR)	8
12 TdR/W(AS) TpC-75 13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		TpC-55	Td(DS)A	10
13 TdDS(R/W) TpC-65 14 TdDW(DSW) TpC-75		TpC-55	TdDS(AS)	11
14 TdDW(DSW) TpC-75		TpC-75	TdR/W(AS)	12
		TpC-65	TdDS(R/W)	13
15 TdDS(DW) TpC-55		TpC-75	TdDW(DSW)	14
		TpC-55	TdDS(DW)	15
16 TdA(DR) 5TpC-215*		5TpC-215*	TdA(DR)	16
17 TdAS(DS) T _p C-45			TdAS(DS)	17

^{*} Add 2TpC when using extended memory timing.

Ordering Information

Type		Package	Temp.	Clock	Description
Z8671 Z8671 Z8671 Z8671 Z8671 Z8671 Z8671 Z8671	B1 B6 D1 D6 C1 C6 K1 K6	Plastic Plastic Ceramic Ceramic Plastic Chip Carrier Plastic Chip Carrier Ceramic Chip Carrier	0/+70°C -40/+85°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C 0/+70°C -40/+85°C	8 MHz	Z8 Mask programmed with BASIC/Debug Interpreter